Abstract
INTRODUCTION
In recent decades there has been a large number of variable speed induction motor drives which serves many industrial applications such as fans, pumps, machine tool cutting, steel rolling mills, etc,. Voltage source inverters are employed for these drives as there is a dramatic increase in the power semiconductor technology which offers power ratings from few hundred watts to several megawatts. Voltage source inverters produce pulsed output waveforms, consisting of the fundamental component which is required to drive the motor, as well as harmonics which contribute only to the losses and torque pulsations. Ever since the invention of multilevel inverter topology namely Neutral-point clamped multilevel inverter in 1981 [1] , various three-level inverter topologies such as the capacitor-clamped inverters, H-bridge inverters and cascaded inverters have been proposed [2] [3] [4] . Cascaded multilevel inverter topology has been proposed by Somasekhar et. al. [5] by connecting two two-level inverters in cascaded scheme
In this paper, a comparison is made with the two multi-carrier PWM techniques namely sinusoidal pulse width modulation and space vector pulse width modulation schemes pertaining to cascaded three-level inverter and the comparative analysis using MATLAB/Simulink is presented and the results signify that SVPWM is better than SPWM. Fig-1 shows the cascaded three-level inverter topology. The circuit configuration for a three-level cascaded inverter is obtained by connecting the output of the first inverter to DC input points of the corresponding phases in inverter-2 as shown in Fig-1 . Here, both the top and bottom inverters are operated with isolated DC power supplies. 
THREE-LEVEL CASCADED MULTILEVEL INVERTER

PWM SCHEMES FOR CASCADED THREE-LEVEL INVERTER
Pulse Width Modulation (PWM) technique conforms the width of the pulse, formally the pulse duration based on the modulating signal. In inverter circuits, the PWM is a bit complex as the desired inverter output is to be sinusoidal with magnitude and frequency control. Sine-triangle Pulse Width Modulation (SPWM) is one of the many popular PWM schemes. In any type of PWM scheme there is a modulating or reference wave and a carrier wave. There are different types of modulation strategies. This article will present the theory and implementation of SPWM and Space Vector Pulse Width Modulation (SVPWM).
Sine-Triangle PWM Technique
The principle of the sinusoidal PWM scheme for the two-level inverter is illustrated in Fig-2 , where V mA , V mB , and V mC are the three-phase sinusoidal modulating waves and V cr is the triangular carrier wave. The fundamental frequency component in the inverter output voltage can be controlled by amplitude modulation index, m a = V m / V cr (1) where V m and V cr are the peak values of the modulating and carrier waves, respectively. The amplitude modulation index ma is usually adjusted by varying V m while keeping V cr fixed. The frequency modulation index is defined by
where, f m and f cr are the frequencies of the modulating and carrier waves, respectively.
Fig-2: Sine-triangle PWM Scheme
The gating signals for a conventional two-level inverter using SPWM can be derived as follows. The operation of switches S1 to S6 is determined by comparing the modulating waves with the carrier wave. When V mA ≥ V cr , the upper switch S1 in inverter leg A is turned on. The lower switch S4 operates in a complementary manner and thus is switched off. The resultant inverter terminal voltage V AN , which is the voltage at the phase A terminal with respect to the negative DC-link bus 'N', is equal to the DC voltage V d . When V mA < V cr , S4 is on and S1 is off, leading to V AN = 0. Since the waveform of V AN has only two levels, V d and 0, the inverter is known as a twolevel inverter.
Fig-3:
Sine-Triangle PWM Scheme for Cascaded ThreeLevel Inverter Scheme
It should be noted that to avoid possible short circuit during switching transients of the upper and lower devices in an inverter leg, a blanking time should be implemented, during which both switches are turned off. For an m-level inverter, m-1 carriers with the same frequency and same peak-to-peak amplitude are disposed such that the bands they occupy are contiguous. Fig-3 shows the variation of the modulating waveform with respect to the two-level and three-level inversion. V O = 0 Active Vectors The active states and zero states are denoted by their respective space vectors, where the six active vectors V 1 to V 6 form a regular hexagon with six equal sectors (1-6) as shown in Fig-4 with its centre 'O' with the location of two zero vectors.
__________________________________________________________________________________________
To obtain the relationship between the space vector and the switching states, the inverter is assumed to be in three phase balanced operation. Then we have,
Where V AO ,V BO and V CO are the instantaneous load phase voltage In a balanced three phase system, if the two quantities are known, then the other quantity can be easily determined.
Fig-4: Space vector diagram of a two level inverter
Fig-5: Space vector realization and switching time calculations
A space vector can normally be expressed in terms of two phase voltage in the α-β plane as shown in Fig 3 .
Substituting (2) in (1), V(t) = 2/3[V AO (t) e j0 +V BO (t) e j2π/3 +V CO (t) e j4π/3 ] (5) where e jx = cos(x) + jsin(x) and x = 0, 2/3 or 4/3. Substituting this value in equations 2 and 3 and solving them we get
Dwell Time Calculation
T 1 = √3 (V S T S /V DC ) sin (π/3 -α)(14)T 2 = √3 (V S T S /V DC ) sin (α)(15)
T 0 = T S -T 1 -T 2 (16)
Where 0 ≤ α ≤ π /3. This is valid if the reference vector is in the first sector. For any k th sector the α in general is given by
The modulation index, m a =|√3V S /V DC |
In order to reduce the switching loss an optimum switching must be undertaken. It is accomplished by sandwiching the effective time period in between the null states' times period which is shown in figure 7.
Fig-6:
Switching sequence for V S in sector-1
As shown in the figure (6) the switching sequence is 8,1,2,7 and 7,1,2,8. Here we start and end with the switching sequence [---] so that no switching are required when we move from one sector to next sector.
In the adjacent sector we move in an opposite direction to that of previous sector to ensure minimum switching losses when travelling from one vector to another. So the values of T 1 , T 2 will be interchanged for adjacent sectors i.e in sectors 1, 3, 5 the values of T 1 , T 2 remain same but in sectors 2, 4, 6 values of T 1 and T 2 will be interchanged.
Let T ga , T gb ,T gc be the gating pulses given to top switches of the inverters for 3 phases (A,B,C) respectively. Their complimentary signals are given to the corresponding bottom switches. 
RESULTS AND DISCUSSIONS
The cascaded three level inverter scheme shown in Fig-1 is simulated using MATLAB/Simulink tool. Two PWM schemes namely Sine-triangle PWM scheme and Space-vector PWM schemes have been used in this paper as a comparative study. The simulation results of the SVPWM are presented and the result of sine-triangle PWM scheme is excluded in this paper for simplicity. Fig-8 and Fig-9 shows the motor phase voltage and the motor current waveforms for modulation index of 0.4. Similarly Fig-10 and Fig-11 depicts the phase voltage and currents waveforms for modulation index of 0.7 and Fig-12 and Fig-13 shows the waveforms corresponding to over modulation. 
CONCLUSIONS
In this paper, a space vector based PWM scheme is compared with sine-triangle PWM scheme for a cascaded three-level inverter. From the results it is observed that the sinusoidal pulse width modulation gives a value of 0.612 *Vdc but using SVM it is observed that the maximum output obtained is 0.707 Vdc which is 15% higher. So there is a better utilization of DC bus using Space vector modulation PWM scheme. Also SVM offers better harmonic spectrum. Thus this scheme is better than sine-triangle PWM scheme.
